Devi, Anushya, Student, Department of Electronics and communication engineering, Sri Venkateswara College of engineering and technology, Thirupachur-631203, India.
-
Vol 7, No 2 (2021) - Articles
Using of Clock Gating Technique for Power Dissipation Reduction in Sequential Circuits
Abstract