Conjunction of Spin –RAM Technology in FPGA Circuits
Abstract
Full Text:
PDFReferences
Zhao W., Belhaire E., Chappe C. Spin transfer Torque (STT)-MRAM-based runtime reconfiguration FPGA circuit. ACM Transactions Embedded Computing System. 2009 Oct; 9(2).
Paul S. A circuit and architecture co-design approach for a hybrid CMOS-STT-RAM nonvolatile FPGA. IEEE Transactions on Nanotechnology. 2011 May; 10(3).
Silva V., Fernades J.R., Oliveira L.B. et al. Thermal assisted switching magnetic tunnel junctions as FPGA memory elements. International Journal of Microelectronics and Computer Science. 2010; 1(1).
Loh L. Y. Mechanism and assessment of spin transfer torque (STT) based memory. Thesis, University of Massachusetts Institute of Technology. 2009 September.
Nigam A., Smullen C.W., Mohan V. Delivering on the Promise of Universal Memory for Spin-Transfer Torque RAM (STT-RAM). University of Virginia.
Morris Mano M., Giletti M.D. Digital design, with an introduction to the verilog HDL. 5th Edn. 356 –80p.
Yarbrough J.M. Digital logic, applications and design. 3rd Edn. 485–550p.
Refbacks
- There are currently no refbacks.