A Complete Survey of RISC V Architecture
Abstract
Full Text:
PDFReferences
A. Waterman and K. Asanovic, “The RISC-V Instruction Set Manual Volume I: Unprivileged ISA,” University of California at Berkeley Berkeley United States, Tech. Rep., 2019. [Online]. Available: https://riscv.org/specifications/
P. P. Project. (2019) PULP platform. [Online]. Available: https://pulp-platform.org/
L. Project. (2019) LLVM Download Page. [Online]. Available: http://releases.llvm.org/download.html#10.0.0
lowRISC Community Interest Company. (2019) lowrisc home page.[Online]. Available: https://www.lowrisc.org
G. Markall, “RISC-V Compiler Performance Part 1: Code Size Comparisons,”2016. [Online]. Available: https://www.embecosm.com/2016/ 05/26/risc-v-compiler-performance-part-1-code-size-comparisons/
J. Bj¨areholt, “RISC-V Compiler Performance: A Comparison between GCC and LLVM/clang,” 2017, bachelor’s Thesis, Blekinge Institute of Technology, Faculty of Computing, Department of Software Engineering.
Y. Guobin, “Getting to know the LLVM compiler,” Ph.D. dissertation, The University of Edinburgh, 2011.
S. Hyt¨onen, “Replacing GCC compiler with Clang/LLVM,” Vaasa University of Applied Sciences, Tech. Rep., 2018.
J.-J. Kim, S.-Y. Lee, S.-M. Moon, and S. Kim, “Comparison of LLVM and GCC on the ARM Platform,” in 2010 5th International Conference on Embedded and Multimedia Computing. IEEE, Aug 2010, pp. 1–6.
A. Faustino, B. Kind, J. W. M. aes, J. Rocha, B. G. aes, and F. M. Q. ao Pereira, “Automatic synthesis of compilable c benchmarks from open source repositories,” Universidade Federal de Minas Gerais, Tech. Rep. 01-2020, 2020. [Online]. Available: http://cuda.dcc.ufmg.br/angha/home
S.C.benchmark package home page. (2019)Spec homepage.[Online].Available:https://www.spec.org/cpu2017/
R.-V. Foundation. (2019) Spike, a RISC-V ISA Simulator.[Online].Available: https://github.com/riscv/riscv-isa-sim
P. P. Project. (2019) Pulpissimo github. [Online]. Available: https: //github.com/pulp-platform/pulpissimo
M. Gautschi, P. D. Schiavone, A. Traber, I. Loi, A. Pullini, D. Rossi, E. Flamand, F. K. G¨urkaynak, and L. Benini, “Near-threshold RISCV core with DSP extensions for scalable IoT endpoint devices,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 10, pp. 2700–2713, 2017.
Refbacks
- There are currently no refbacks.