

Integration of Electronic Devices and the Current Applied MOS Techniques

P. Sudhakar, K.L. Banerjee*

Department of Electrical Engineering, Chanakya Technical Campus, Jaipur (Rajasthan), India

Abstract

This is a research based review of the comprehensive view of our understandings for VLSI which is evolved from integrated circuits with a numbers of transistors ranging from several billions of devices which also include chip and sensors. The VLSI concept based design and implementation are categorized accordingly. It deals with architectural factors, which also describe these for both general-purpose and digital systems and their coexistence with analog, mixed-signal and radio frequency components as used in many applications nowadays. The standard of circuit design, have impacts like complexity, power, digital-analog coexistence, and more. Due to this, the evolution of MOS technologies are possible and a single glimpse on sensing devices compatible with MOS offer flavors of future combining MOS and sensors. Lastly, we have several different auxiliary techniques required to design and implement VLSI.

Keywords: *Very large scale integration, mean opinion score, analogue integrated circuits*

***Author for Correspondence:** Email ID: *prasoonsudhakar87@gmail.com*

INTRODUCTION

The concept of very large scale integration was coined for describing the process of designing and fabricating integrated circuits and combining number of transistors and their interconnections in a chip. This happens when the mean opinion score technologies have size larger than 1 nm. As technology evolved towards smaller sizes, decreasing more, the term VLSI applied to chips, forms thousands and even millions of transistors. Hence, the minimum dimensions have been shrinking down to billions of transistors^[1]. Historically, the first integrated circuits consisted only of a few components, making it possible to fabricate one or more logic gates on a single device, in what is now retrospectively known as small-scale integration (SSI). Afterwards, further improvements in technology led to chips with hundreds of logic gates, the so-called medium-scale integration (MSI), and even more than thousand logic gates (large-

scale integration or LSI). Then, it comes up the definition of VLSI attached to integrated circuits approaching one hundred thousand devices. In the past, as current technology moves far away these numbers, there was an effort to name and define other levels of large-scale integration, like ultra-large-scale integration (ULSI); but this trial was abandoned due to the fast pace in reducing sizes and increasing complexity; and the volatility of any definition. An empirical law, the well-known "Moore Law"^[2], states that the density of transistor in a chip doubles approximately every 18 months.

Thus, present MOS technologies provide chips with many billions of transistors and there is no forecast on the limits to be reached as current generation processes move from 65 and 45 nm to generations in the proximity of 10 nm and beyond. This continuous movement towards smaller

dimensions is what nowadays is known as “More Moore” tendency in the evolution of integration, as it is foreseen that there is still room to continue with the reduction of dimensions for the next decade or so. In this sense, we can define a coordinate which has been primarily determining the different generations of VLSI circuits, namely the device dimensions. Vertical axis is indicating how size has been shrunk.

The upper clouds indicate which have been the baseline circuits (microprocessors and memories) and the one to the left indicates that probably after reaching the scaling limits for CMOS, this evolution will continue supported by new devices beyond CMOS. It is due to the need of incorporating non-digital devices into a chip since new application fields are demanding the usage of analog circuits, sensors and/or actuators within the same semiconductor substrate. This requires several changes in the design flow of complex ICs and poses as well new problems to be solved. An overview of this emerging tendency can be seen from non-digital devices, like analog and RF components, passive elements, power transistors, sensors, actuators and even devices which can be considered beyond traditional paradigms as biochips, fall into this new category. Systems included there are not as well-defined as their opportunity is driven by market needs combining to technological feasibility. Finally, there is a third coordinate that, although tightly related to the More-than-Moore concept, worth considering as a separate entity. It is the incorporation of heterogeneity into integrated systems. In that sense, there are two already coined names to include the cases under focus nowadays: System-on-Chip (SoC) and System-in-Package (SiP); where both concepts are represented. In fact, SoC is a general name for systems including any class of devices on a common semiconductor substrate. When this is the case, interactions with the

external world are only done in the actual periphery of the system, avoiding perturbations due to interconnect with the own system components. Of course, there are other problems caused by the common substrate, and they need to be adequately circumvented. Similarly, SiP corresponds to systems where components can be fabricated in the most convenient technology as they are finally assembled in a way that reduces the interactions with the external environment.

Then, the term VLSI has no longer just a meaning related to the number of transistors but to the complexity a chip may have. Any integrated circuits including either or both; (a) a huge number of digital devices, (b) many digital and non-digital devices (analog, RF, sensors, actuators) are considered VLSI as they are hard to design and put on the foreground many usual requirements to be taken into account when these chips have to be designed, fabricated and tested. Besides that, these systems can be realized or not on the same semiconductor substrate, giving a high flexibility in terms of market acceptance.

In this sense, we can admit as an updated definition of the term the following: VLSI is a term associated with the integration of dense and complex chips forming a system, without a precise quantitative measure of any of these two properties (density and complexity); these systems can be realized on the same semiconductor substrate or combining different ones but connected by semiconducting wires. Then, the three coordinates previously introduced combine into a design space as shown in Figure 1, which is the space in which any modern-days VLSI must exist.

VLSI DESIGN SPACE

Although the vision may induce the idea that we are handling three coordinates we can deal independently with, this is not true. In fact, that figure is just a conceptual

high-level view of the problem. Actually, interactions among the three coordinates are very strong, making difficult even a clear separation. As has been mentioned, a more realistic vision can be obtained from Figure 1, where the VLSI design space is represented as two-dimensional since SoC or SiP are tackled when higher-value systems are the target. In Figure 1, it should be clear that there are a number of significant topics having a key influence on the efficiency of modern VLSI circuits.

1. Advanced MOS technologies.
2. Deep submicron design and modeling issues, including methods to handle process variations through the incorporation of statistical design techniques.
3. Logic and high-level synthesis.
4. Digital systems and architectures.
5. Digital signal processing and image processing IC design.
6. Analog, mixed-signal (MS) and radio frequency (RF) IC design.
7. Testability and design for test.
8. CAD tools, from specialized design tools to design frames, including design flows.
9. Interconnects, 3-D integration and physical design.
10. Low-power and thermal-aware design, including power management and methods to reduce dynamic power dissipation in scaled technologies, like dynamic bias or frequency scaling.
11. Timing and clocking issues: clock generation and distribution, time verification, clock skew, asynchronous techniques.
12. SoC design: non-electrical model,

MOS-compatible micro sensors.

13. New architectures and compilers, reconfigurable systems.
14. Prototyping, validation, verification, modeling and simulation.
15. Embedded systems design, hardware-software co-design and real-time systems.

When globally considering its evolution along years, we can state that, since the times when the VLSI term was introduced, there have been a lot of changes conditioning the important issues having influence. First of all, the evolution of technology, which has shrunk down below barriers not even envisioned in those first times. This evolution translated into a higher number of devices per chip, in accordance to Moore's law. However, this has also influenced other design constraints. One of them is power density. As devices are going smaller, power density has increased several orders of magnitude, requiring new methods to dissipate the heat. Related to dimensions as well, there is an ever increasing problem: reliability is severely affected due to dimension reduction combined with power dissipation. The fact is a decrease on reliability. Another impact of technology evolution is the need to cope with parameters affected by larger random variations, thus forcing the designer to use more and more statistical design tools and incorporating more complex models for transistors and connections. So, most circuit properties are correlated, techniques at different abstraction level must be considered for increasing power dissipation.




Fig. 1: VLSI Design Space.

For instance, increasing speed requires increasing bias voltages, which also increases power dissipation. A popular technique at system-level is to benefit of the maximum speed only where and when is really needed. To do that, several bias voltages are used instead of a single value. Then, higher bias will be used for high-speed, high-power parts and lower supplies for those parts where energy has to be saved.

Coexistence of AD Components

Coexistence of analog and digital components on the same semiconductor substrate also poses new problems. A common substrate facilitates undesired interactions between both kinds of components. Digital noise is spread all over the chip and may cause troubles during the operation of analog circuitry [3–20]. Methods to reduce substrate coupling or to isolate the analog parts are essential for the operation of complex VLSI nowadays.

Interconnection is another important issue. The number of external pins is very limited for modern VLSI chips, what means a reduced mechanism for

interaction with the external world. The consequences are twofold. First, most pins are reserved for biasing, grounding, and continuous time signals, being quite a few the number of digital access ports. A second consequence, related to the previous one, is that testing is becoming cumbersome. Testing digital devices is more and more difficult due to the restricted pin numbers [4, 21–26]. Moreover, a real-life testing implies the simultaneous at-speed testing of analog and digital subsystems. This is particularly difficult due to the ad-hoc nature of analog test as well as to the lack of enough access terminals to readout the test signals outputs. Specific tests for such complex systems are under study [5]. For digital circuitry, there exist general test techniques since long ago, which can be considered adequate. However, for such complex digital systems, there is not always possible to find efficient solutions. Today digital fault models, for advanced technologies, are complex and are not so well-established as they used to be in the past. Traditional fault models like stuck-at models are not reflecting the kind of faults one may find in modern MOS

technologies. Even more, failure mechanisms as those affecting micro-sensors (or nanosensors) are far from being satisfactorily modeled at an electrical level. New interconnects are then under development, like 3-D integration, which addresses the construction of SiP as an alternative to complex SoC. This idea is based on mounting together (one on top of another) two or even more chips, connecting them through silicon vias. The gain is a higher density as well as the advantages of using different MOS technologies for every chip. However, power dissipation may be still a problem as well as semiconductor vias are not yet mature.

Timing is also an issue. For large chips, efficient clock distribution is quite a formidable task^[6]. For totally-synchronous designs there are problems related to clock skew, clock power consumption, clock distribution along the chip, fan-out, etc. And this is even more complex when there are mixed-signal components, which usually also require a clock. Asynchronous or partially-synchronous techniques are beginning to be popular, although their disadvantages are not always compensated by their advantages. Besides the fact that a synchronism may avoid problems related to the clocking itself, this also reduces power dissipation, since the chip activity is restricted to the processing events. In other words, instead of a periodic activity controlled by the clock, circuit parts which are not operative can be asleep. Even mixed-signal circuitry (basically, data converters) are now targeting the use of a non-synchronous paradigm^[25-36].

As far as sensors and actuators are incorporating to VLSI, there are other difficulties related to technology and its modeling. Sensors and actuators may require non-electrical models which have to be compatible with the regular design

flow, based on electrical simulators. Both, the incorporation of these extended models and the design flow extensions or modifications, must be targeted in modern days VLSI research.

Talking about design flows, the incorporation of non-digital devices forces to much more complex flows, where compatibility between components is essential. In addition, verification issues are more and more needed since guaranteeing a first-silicon working is not an easy task. Design flows and their associated tasks are supported by CAD (Computer Aided Design) tools, which are also becoming more complex and since long ago are integrated in the so-called design frameworks and platforms. The number and diversity of tools to be used are dependent on the particular chip to be realized^[37-50].

CONCLUSION

Architectural issues need also to be adapted to manage with efficiency non-digital subsystems. Nevertheless, all the topics need to be revisited since complexity increasing has an impact on them, and they need to coexist with More-than-Moore devices with which digital circuitry have to cooperate within the chip. Most topics listed above can be further grouped into categories related to the abstraction level from which a VLSI circuit is contemplated. In this sense, we can consider three basic ones, starting from the more abstract to the more physical:

- a. Architectural,
- b. Circuit design,
- c. Technology-related.

Every category will be reviewed with the aim of offering the flavor of role within the VLSI system creation. Although some of these categories may have connections to more than one abstraction level.

REFERENCES

1. Taur Y, Ning TH. *Fundamentals of Modern VLSI Devices*. Cambridge University Press. 2009. [A widely adopted standard textbook in many major US universities and worldwide to learn the basic properties and designs of modern VLSI devices, as well as the factors affecting performance.]
2. Moore GE. Are We Really Ready For VLSI? *IEEE International Solid-State Circuits Conference*. 1979; 54–55p. [A review and some observations on the trends of microelectronic industry.]
3. Moll F, Roca M. *Interconnection Noise in VLSI Circuits*. Kluwer Academic Pub. 2004. [It is intended for providing the notions required for solving the interconnection noise problem in VLSI Circuits.]
4. Burns M, Roberts GW. *An Introduction to Mixed-Signal IC Test and Measurement*. Oxford University Press Inc., New York. 2001. [It is a textbook for advanced undergraduate and graduate-level students as well as engineering professionals encompassing the testing of both analog and mixed-signal circuits including many borderline examples.]
5. Huertas JL. (Ed.) *Test and Design-for-Testability in Mixed-Signal Integrated Circuits*. Kluwer Academic Publishers. 2004. [It deals with test and design for test of analog and mixed-signal integrated circuits, especially in System-on-Chip (SoC), where different technologies are introduced (analog, digital, sensor, RF).]
6. Xanthopoulos T. (Ed.) *Clocking in Modern VLSI Systems*. Springer. 2009. [It covers a wide range of subjects related to microphase noise and jitter, delay lock techniques, resiliency and other techniques to address process variation and physical design aspects].
7. Gajski D, Dutt N, Wu A, *et al.* *High-Level Synthesis. Introduction to Chip and System Design*. Kluwer Academic Pub. 1992. [It is a textbook on high-level synthesis and includes the basic concepts, the main algorithms used in high-level synthesis and a discussion of the requirements and essential issues for high-level synthesis systems and environments.]
8. Gajski D, Vahid F, Narayan S, *et al.* *Specification and Design of Embedded Systems*. Prentice-Hall. 1994. [A book on embedded systems which offers a unified approach to hardware and software specification and design issues - and outlines a specify-explore-refine paradigm that is used in industry.]
9. Rozenblit J, Buchenrieder K. *Codesign Computer-Aided Software/Hardware Engineering*. IEEE Press. 1994. [A collection of 21 invited chapters by leading researchers and practitioners. It covers all the latest research developments as well as practical applications on software/hardware co-design, showing how to achieve optimal functionality and to reduce system development time through the concurrent refinement of heterogeneous systems.]
10. Memik SO, Kastner R, Bozorgzadeh E, *et al.* A Scheduling Algorithm for Optimization and Early Planning in High-level Synthesis. *ACM Trans Design Automation of Electronic Systems*. 2001. [<http://www.ics.uci.edu/~eli/publications/journal/sched-todaes.pdf>]
11. Tseng CJ, Siewiorek DP. Facet: A Procedure for the Automated Synthesis of Digital Systems. *Proceeding of the 20th ACM/IEEE Design Automated Conference*. 1983; 490–496p. [This describes an automatic data path synthesis program which partially explores the design space.]
12. Michel P, Lauther U, Duzy P. *The Synthesis Approach to Digital System Design*. Kluwer Academic Publishers, Norwell, MA, USA. 1992; 415p. [A reference and a textbook that provides

- a broad comprehensive presentation of state-of-the-art techniques and algorithms used in high-level design description, synthesis and verification.]
13. Bayoumi MA. *VLSI Design Methodology for Digital Signal Processing Architectures*. Kluwer Academic Publishers, Norwell, MA, USA. 1994; 420p. [This is centered around a number of emerging issues in this area, including system integration, optimization, algorithm transformation, impact of applications, memory management and algorithm prototyping.]
 14. Ciletti M. *Modeling, Synthesis, and Prototyping with the Verilog HDL*. Prentice-Hall, Upper Saddle River, New Jersey, USA. 1999; 724p. [This aims to introduce new users to the language of Verilog with details on how-to-write hardware descriptions in Verilog in a style that can be synthesized by readily available synthesis tools.]
 15. Madiseti VK, Williams DB. *The Digital Signal Processing Handbook*. CRC Press LLC. 1999; 1760p. [This volume provides an accessible reference, offering theoretical and practical information to the audience of Digital Signal Processing users.]
 16. Tan L. *Digital Signal Processing: Fundamentals and Applications*. Academic Press. 2008; 840p. [This textbook presents digital signal processing (DSP) principles, applications, and hardware implementation issues, emphasizing achievable results and conclusions through the presentation of numerous worked examples, while reducing the use of mathematics for an easier grasp of the concepts.]
 17. Lai E. *Practical Digital Signal Processing for Engineers and Technicians*. Newnes. 2004; 304p. [This introduces the general area of Digital Signal Processing from a practical point of view with a minimum of mathematics.]
 18. Proakis G, Manolakis DK. *Digital Signal Processing: Principles, Algorithms, and Applications*. Prentice-Hall. 2006; 1004p. [This book presents the fundamentals of discrete-time signals, systems, and modern digital processing and applications for students in electrical engineering, computer engineering, and computer science.]
 19. Oppenheim V, Schafer RW, Buck JR. *Discrete-time Signal Processing*. Prentice-Hall. 1999; 870p. [A text on Digital Signal Processing providing thorough treatment of the fundamental theorems and properties of discrete-time linear systems, filtering, sampling, and discrete-time Fourier Analysis.]
 20. Rabaey J, Chandrakasan A, Nikolic B. *Digital Integrated Circuits: A Design Perspective*. Prentice-Hall. 2002. [Progressive in content and form, this practical text successfully bridges the gap between the circuit and the system perspectives of digital integrated circuit design.]
 21. Weste N, Harris D. *CMOS VLSI Design*. Addison-Wesley. 2005; 800p. [This book details modern techniques for the design of complex and high performance CMOS Systems-on-Chip.]
 22. Razavi B. *Design of Analog CMOS Integrated Circuits*. McGraw-Hill. 2000; 684p. [This text covers the analysis and design of CMOS integrated circuits that practicing engineers need to master to succeed.]
 23. Roy K, Prasad S. *Low Power CMOS VLSI Circuit Design*. Wiley. 1999; 376p. [A comprehensive look at the rapidly growing field of low-power VLSI design.]
 24. Wolf W. *Modern VLSI Design: Systems on Silicon*. 3rd Edn. Prentice-Hall. 2002; 592p. [The start-to-finish,

- state-of-the-art guide to VLSI design.]
25. Young B. *Digital Signal Integrity: Modeling and Simulation with Interconnects and Packages*. Prentice Hall. 2000; 560p. [This state-of-the-art book provides students with techniques for predicting and achieving target performance levels.]
 26. Ma MJ, *et al.* Suppression of Boron Penetration in P+Polysilicon Gate p-MOSFETs Using Low Temperature Gate-Oxide N₂O Anneal. *IEEE Electron Device Lett.* Mar 1994; 15(3): 109–111p. [Annealing effects in the behaviour of thin oxides for MOSFET gates.]
 27. Kai Chen, Chenming Hu. Performance and V_{dd} Scaling in Deep Submicrometer CMOS. *J Solid-State Circuits*. Oct 1998; 33: 1586–1589p. [CMOS design guidelines and model equations for deep submicronic drain saturation current.]
 28. Y-K-Chain, *et al.* Ultra-Thin Body SOI MOSFET for Deep-Sub-Tenth Micron Era. *IEEE Electron Device Lett.* 2000; 21: 254p. [UTB structure shows elimination of leakage paths in deep-sub-tenth micron CMOS technology.]
 29. Colinge JP. *Silicon-on-Insulator Technology: Materials to VLSI*. Kluwer Academic Publisher. 2004. [A full review of SOI technologies for microelectronics.]
 30. Ghani T, *et al.* *IEDM*. 2003; 978p. [A 90 nm. high volume manufacturing logic technology featuring novel 45 nm. gate length strained silicon CMOS transistors.]
 31. Jyh-Chyurm Guo. Halo and LDD Engineering for Multiple V_{th} High Performance Analog CMOS Devices. *IEEE Trans. Semicond Manuf.* 2007; 20(3): 313–322p. [Multiple threshold voltages CMOS devices fabricated in a 130 nm. technology, using Halo and LDD combined with a unique dual gate oxide module, for aggressive gate oxide thickness scaling.]
 32. Chang-Hoon, Chidambaram PR, Rajesh Khamankar, *et al.* Dopant Profile and Gate Geometric Effects on Polysilicon Gate Depletion in Scaled MOS. *IEEE Trans. On ED*. Jul 2002; 49(7): 1227–1231p. [Vertical and lateral polysilicon gate simulation of dopant profiles and potential drop as the MOS capacitance geometry is scaled down.]
 33. Igor Polishchuk, *et al.* Dual Work Function Metal Gate CMOS Transistors by Ni-Ti Interdiffusion. *IEEE Elec Dev Lett.* Apr 2002; 23(4): 200–202p. [Threshold voltage adjustment in P and N type MOSFETs by means of Ni contents of Ti based metal gate structures.]
 34. Yeo Y-C, *et al.* Effects of High-K Gate Dielectric Material on Metal and Silicon Gate Work Functions. *IEEE Elec. Dev. Lett.* 2002; 23(6): 342–344p. [In this paper the dependence of metal and polysilicon gate work-functions on the underlying gate dielectric in advanced MOS gate stacks, is explored.]
 35. Osburn CM, *et al.* Ultra Shallow Junctions Formation Using Very Low Energy B and BF₂ Sources. *11th International Conference on Ion Implantation Technology*. Aug 2002; 607–610p. [Fabrication of very shallow PN junctions using B and BF₂ ion implantation.]
 36. Gautier J. *Physics and Operation of Silicon Devices in Integrated Circuits*. ISTE, Wiley, 2009. [MOS and bipolar transistor physical main issues surrounding the current state-of-the-art in microelectronic technology.]
 37. Samavedam SB, *et al.* Elevated Source Drain Devices Using Silicon Selective Epitaxial Growth. *J. Vac. Sci. Technol. B*. 2000; 18: 1244–1250p. [Fabrication of self-aligned ESD structures in conventional CMOS processes for reducing parasitic series resistance, achieving also shallow contacting junctions.]
 38. Wang C, *et al.* Sub-40nm Pt Si

- Schottky Source/Drain Metal-Oxide-Semiconductor Field-Effect Transistors. *Appl. Phys. Lett.* 1997; 74: 1174–1176p. [Fabrication of Schottky type S/D junction MOSFET for sub-40 nm technology, showing a reduction of delay times.]
39. El-Kareh B. *Fundamentals of Semiconductor Processing Technology*. Kluwer Academic Publishers. 1995. [A review of the main semiconductor processes for being used in microelectronic technologies.]
40. Levenson M, *et al.* Improving Resolution in Photolithography with a Phase-Shifting Mask. *IEEE Trans. Electron Dev.* 1982; ED-29: 1828–1836p. [Phase-shifting mask process description, showing results for a 1000 lines/mm resolution.]
41. Hammah, *et al.* Integrated Circuits 3D Silicon Integration. *ICONS' 09*. Mar 2009; 204–209p. [A review on driving forces and trends for shifting from planar microelectronics to 3D technologies.]
42. Choi YK, *et al.* Nanoscale CMOS Spacer FinFET for the Terabit Era. *IEEE Elec. Dev. Lett.* 2002; 23: 25–27p. [Description of a spacer lithography process technology, using a sacrificial layer and a CVD grown spacer layer, for a double-gate FinFET structure fabrication].
43. Likarev KK. Single Electron Devices and Their Application. *Proc. IEEE*. Apr 1999; 87: 606–632p. [Review of the basic physics of single electron devices as well as their current and prospective applications.]
44. Tans SJ, Verschueren ARM, Cees Dekker. Room-Temperature Transistor Based on a Single Carbon Nanotube. *Nature*. 1998; 393: 49–52p. [Fabrication of a new one-molecule electronic three-terminal switching device, based on a single wall carbon nanotube.]
45. Thomson S, *et al.*: 130 nm Logic Technology Featuring 60 nm Transistors, Low-K Dielectrics, and Cu Interconnects. *Intel Tech J.* 2002; 6(2): 5–13p. [Description of Intel's 130 nm. CMOS logic technology, used to make high performance microprocessors >3 GHz.]
46. <http://www.electroiq.com/index/display/packaging-article-display/359086/articles/advanced-packaging/packaging0/integration/tsv/2009/04/3d-ic-technology-interconnect-for-the-21st-century.html>. [Description of a 3D IC technology, where thinned planar circuits are stacked and interconnected using through silicon vias (TSVs).]
47. Bushnell ML, Agrawal VD. *Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits*. Kluwer Academic Publishers. 2004. [Today's electronic design and test engineers deal with several types of subsystems, namely, digital, memory, and mixed-signal, each requiring different test and design for testability methods. This book provides a careful selection of essential topics on all three types of circuits.]
48. Gajski DD, Abdi S, Gerstlauer A, *et al.* *Embedded System Design: Modeling, Synthesis and Verification*. Springer. 2009. [This book presents information on how to design a future multiprocessor system consisting of several processors and other components.]
49. van der Wolf P. *CAD Frameworks: Principles and Architecture*. Kluwer Academic Publishers. 1994; 236p. [This book describes the design and construction of CAD frameworks.]
50. Raj Singh. *Course: Trends in VLSI Design: Methodologies and CAD Tools*. IC Design Group, CEERI, Pilani-333031.