Open Access Open Access  Restricted Access Subscription or Fee Access

Design and Study of System on Chip Design for Signal Processing Applications in terms of Energy and Area

E.N. Ganesh

Abstract


Providing flexibility into a system on a chip style is usually needed and usually forever fascinating. However, the value of providing this flexibility in terms of energy consumption and chemical element space isn’t well understood. This value will vary over several orders of magnitude looking on the design and implementation strategy. To quantify this cost, efficiency metrics are introduced for energy (MOPS/mW) and area (MOPS/mm2) and are used to compare a variety of designs and architectures for signal processing applications. It is found that the critical architectural parameters are the amount of flexibility, the granularity of the architecture in providing this flexibility and the amount of parallelism. A range of architectural solutions that tradeoff these parameters are bestowed and applied to example applications.

Keywords: signal processing, chip style, energy efficiency, area efficiency, MOPS

Full Text:

PDF

References


B. Gold and C. M. Rader, Digital Processing of Signals, 1969.

A.P. Chandrakasan and R.W. Brodersen, “Minimizing power consumption in digital CMOS circuit,” Proceedings of the IEEE, vol.83, no.4, p.498-523, April 1995.

N. Zhang, A. Poon, D. Tse, R. W. Brodersen, and S. Verdu, "Trade-offs of Performance and Single Chip Implementation of Indoor Wireless Multi-Access Receivers," Proc. IEEE Wireless Communications and Networking Conference, September 1999.

W. Lee, et al., “A 1-V Programmable DSP for Wireless Communications,” IEEE Journal of Solid-State Circuits, November, p. 1766-1777, 1997.

V. Tiwari, S. Malik, A. Wolfe, and M. Lee, “Instruction Level Power Analysis and Optimization of Software,” Journal of VLSI Signal Processing, p. 1-18, 1996.

C. Turner, “Calculation of TMS320LC54x Power Dissipation,” Technical Application Report SPRA164, Texas Instruments, 1997.

T. D. Burd, “Energy-Efficient Processor System Design,” Ph.D. Dissertation, U. C. Berkley, 2001.

N. Zhang, “Implementation Issues in the Design of a CDMA Baseband Receiver,” Master thesis, University of California, Berkeley, 1998.

B. M. Baas, “A low-power, high-performance, 1024-point FFT processor,” IEEE Journal of Solid-State Circuits, March 1999.

N. Zhang and R. W. Brodersen, "Architectural Evaluation of Flexible Digital Signal Processing for Wireless Receivers," Proc. Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, October 2000.

J. Goodman and A. Chandrakasan, “An Energy Efficient IEEE 1363-based Reconfigurable Public-Key Cryptography Processor, 2001 ISSCC Technical Digest, pp. 330-331.

E. Kusse, “Analysis and Circuit Design for Low Power Programmable Logic Modules,” Master’s Thesis, University of California, Berkeley, 1997.




DOI: https://doi.org/10.37628/jvdt.v4i2.965

Refbacks

  • There are currently no refbacks.