An Adiabatic Approach to Design Low Power Energy Efficient CMOS Circuits
Abstract
Full Text:
PDFReferences
A.K. Maurya, G. Kumar. Energy efficient adiabatic logic for low power VLSI applications, 978-0-7695-4437-3/11 $26.00 © 2011 IEEE DOI 10.1109/CSNT.2011.100, In: International Conference on Communication Systems and Network Technologies. 2011.
A.K. Maurya, G. Kumar. Adiabatic logic: energy efficient technique for VLSI applications, 978-1-4577-1386-611$26.00©2011 IEEE, In: International Conference on Computer & Communication Technology (ICCCT). 2011.
R.K. Yadav, A.K. Rana, S. Chauhan, D. Ranka, K. Yadav. Adiabatic technique for energy efficient logic circuits design, In: Proceedings of ICETECT. 2011.
Y. Takahashi, T. Sekine, M. Yokoyama. A comparison of adiabatic logic as a counter measures against power analysis attacks, 978-1-4244-6474-61101$26.00 © 2010 IEEE, ICSSE 2010.
S. Chawla, R. Harijan, H. Singh. Design low power 32-bit barrel shifter using efficient charge recovery logic, Int J Eng Adv Technol. 2013; 2(3). ISSN: 2249 – 8958.
DOI: https://doi.org/10.37628/jvdt.v3i2.657
Refbacks
- There are currently no refbacks.