Open Access Open Access  Restricted Access Subscription or Fee Access

An Adiabatic Approach to Design Low Power Energy Efficient CMOS Circuits

Abhishek Kumar Singh, Rakesh Joon

Abstract


Studies different sources of the power dissipation and evaluates a technique to reduce the power dissipation to much more extent. The need of devices that consume a minimum amount of power was a major driving force behind the development of CMOS technologies. Digital CMOS integrated circuits are important element of electronic system for achieving high performance. The demand for digital CMOS integrated circuits will continue to increase in the future, because of its important features such as low power, good reliability and other improvements in the processing technology. An ADIABATIC approach is perfect solution for the design of power and energy efficient designs.

Full Text:

PDF

References


A.K. Maurya, G. Kumar. Energy efficient adiabatic logic for low power VLSI applications, 978-0-7695-4437-3/11 $26.00 © 2011 IEEE DOI 10.1109/CSNT.2011.100, In: International Conference on Communication Systems and Network Technologies. 2011.

A.K. Maurya, G. Kumar. Adiabatic logic: energy efficient technique for VLSI applications, 978-1-4577-1386-611$26.00©2011 IEEE, In: International Conference on Computer & Communication Technology (ICCCT). 2011.

R.K. Yadav, A.K. Rana, S. Chauhan, D. Ranka, K. Yadav. Adiabatic technique for energy efficient logic circuits design, In: Proceedings of ICETECT. 2011.

Y. Takahashi, T. Sekine, M. Yokoyama. A comparison of adiabatic logic as a counter measures against power analysis attacks, 978-1-4244-6474-61101$26.00 © 2010 IEEE, ICSSE 2010.

S. Chawla, R. Harijan, H. Singh. Design low power 32-bit barrel shifter using efficient charge recovery logic, Int J Eng Adv Technol. 2013; 2(3). ISSN: 2249 – 8958.


Refbacks

  • There are currently no refbacks.