Open Access Open Access  Restricted Access Subscription or Fee Access

A Review on CMOS Non-Sequential Phase Detector

Joginder Singh, Renuka Mudgal, Nitin Kumar

Abstract


This paper introduces the outline of non-sequential phase detector using distinctive XOR gates and contrasts the outcomes and customary circuit. Phase detector circuit has been altered utilizing transmission gate logic XOR gate and 4T XNOR gate. The simulation results are centered on accounting the frequency operation and power dissipation of these phase detectors. The outcomes appeared in this paper are acquired utilizing 0.35 µm CMOS innovation on SPICE test system with 3.3 V supply voltage. Keywords: circuit, phase, oscillator

Full Text:

PDF

References


Mansuri M., Lin D., Yang C.K. Fast frequency acquisition phase-frequency detectors for G samples/s phase-locked loops. IEEE J Solid-State Circ. 2002; 37(10).

Cheng K.H., You T., Jiang S., et al. A difference detector PFD for low Jitter PLL. The 8th IEEE International Conference on Circuits and Systems ICECS 2001. 1; 2001 Sept. 2–5.

Hogge C.R. A self-correcting clock recovery circuit, IEEE J Lightwave Technol. 1985; 1312–14p.

Zimmermann R., Fichtner W. Low-power logic styles: CMOS versus pass-transistor logic, IEEE J Solid-State Circ. 1997; 32(7): 1079–90p.

Tang Y., Geiger R.L., A non-sequential phase detector for PLL-based high-speed data/clock recovery, Proc. 43rd IEEE Midwest Symp on Circuits and Systems. Lansing MI, 2000 Aug 8–11.

Arshak K., Abubaker O., Jafer E. Design and simulation difference types CMOS phase frequency detector for high speed and low jitter PLL, Proceeding of the Fifth IEEE International Caracas Conference on Devices, Circuits and Systems, Dominican Republic. 2004 Nov. 3–5.


Refbacks

  • There are currently no refbacks.