Integration of Electronic Devices and the current applied MOS Techniques

Prasoon Sudhakar

Abstract


This is a research based review of the comprehensive view of our understandings for VLSI which is evolved from integrated circuits with a numbers of transistors ranging from several billions of devices which also include chip and sensors. The VLSI concept based design and implementation are categorized accordingly. It deals with architectural factors, which also describe these for both general-purpose and digital systems and their coexistence with analog, mixed-signal and Radio Frequency components as used in many applications nowadays. The standard of circuit design, have impacts like complexity, power, digital-analog coexistence, and more. Due to this, the evolution of MOS technologies are possible and a single glimpse on sensing devices compatible with MOS offer flavors of future combining MOS and sensors. Lastly, we have several different auxiliary techniques required to design and implement VLSI.

Full Text:

PDF

References


REFERENCES

Y. Taur, T. H. Ning. (2009). “Fundamentals of Modern VLSI Devices”. Cambridge University Press. [A widely adopted standard textbook in many major US universities and worldwide to learn the basic properties and designs of modern VLSI devices, as well as the factors affecting performance]

G. E. Moore. (1979). “Are We Really Ready For VLSI?”. IEEE International Solid-State Circuits Conference. 54-55. [A review and some observations on the trends of microelectronic industry]

F. Moll, M. Roca. (2004). “Interconnection noise in VLSI circuits”. Kluwer Academic Pub. [It is intended for providing the notions required for solving the interconnection noise problem in VLSI Circuits]

M. Burns, G. W. Roberts. (2001). “An Introduction to Mixed-Signal IC Test and Measurement”. Oxford University Press Inc., New York. [It is a textbook for advanced undergraduate and graduate-level students as well as engineering professionals encompassing the testing of both analog and mixed-signal circuits including many borderline examples].

J.L.Huertas (Editor) (2004). “Test and Design-for-Testability in Mixed-Signal Integrated Circuits”. Kluwer Academic Publishers. [It deals with test and design for test of analog and mixed-signal integrated circuits, especially in System-on-Chip (SoC), where different technologies are introduced (analog, digital, sensor, RF, …)]

T. Xanthopoulos (ed.) (2009) “Clocking in Modern VLSI Systems”. Springer. [It covers a wide range of subjects related to microphase noise and jitter, delay lock techniques, resiliency and other techniques to address process variation and physical design aspects]

D. Gajski, N. Dutt, A. Wu, S. Lin. (1992).“High-Level Synthesis. Introduction to Chip and System Design”. Kluwer Academic Pub.[It is a textbook on high-level synthesis and includes the basic concepts, the main algorithms used in high-level synthesis and a discussion of the requirements and essential issues for high-level synthesis systems and environments]

D. Gajski, F. Vahid, S. Narayan, J. Gong. (1994). “Specification and Design of Embedded Systems”. Prentice-Hall, [A book on embedded systems which offers a unified approach to hardware and software specification and design issues - and outlines a specify-explore-refine paradigm that is used in industry]

J. Rozenblit, K. Buchenrieder (1994). “Codesign Computer-Aided Software/Hardware Engineering”, IEEE Press. [A collection of 21 invited chapters by leading researchers and practitioners. It covers all the latest research developments as well as practical applications on software/hardware co-design, showing how to achieve optimal functionality and to reduce system development time through the concurrent refinement of heterogeneous systems]

S.O. Memik, R. Kastner, E. Bozorgzadeh, M. Sarrafzadeh. (2001). “A Scheduling Algorithm for Optimization and Early Planning in High-level Synthesis”, ACM Transactions on Design Automation of Electronic Systems. [http://www.ics.uci.edu/~eli/publications/journal/sched-todaes.pdf]

Tseng, C.J., Siewiorek, D.P. (1983). Facet: A Procedure for the Automated Synthesis of Digital Systems. Proceeding of the 20th ACM/IEEE Design Automated Conference, 490–496. [This describes an automatic data path synthesis program which partially explores the design space]

P. Michel, U. Lauther, P.Duzy. (1992). “The Synthesis Approach to Digital System Design”. Kluwer Academic Publishers, Norwell, MA, USA, 415 pp. [A reference and a textbook that provides a broad comprehensive presentation of state-of-the-art techniques and algorithms used in high-level design description, synthesis and verification]

M.A. Bayoumi (1994). “VLSI Design Methodology for Digital Signal Processing Architectures”, Kluwer Academic Publishers, Norwell, MA, USA, 420 pp.[This is centered around a number of emerging issues in this area, including system integration, optimization, algorithm transformation, impact of applications, memory management and algorithm prototyping]

M. Ciletti. (1999). “Modeling, Synthesis, and Prototyping with the Verilog HDL”, Prentice-Hall, Upper Saddle River, New Jersey, USA, 724 pp.[This aims to introduce new users to the language of Verilog with details on how-to-write hardware descriptions in Verilog in a style that can be synthesized by readily available synthesis tools]

(1999) “The Digital Signal Processing Handbook”, V. K. Madisetti and D. B. Williams, CRC Press LLC, 1760 pp.[This volume provides an accessible reference, offering theoretical and practical information to the audience of Digital Signal Processing users]

L. Tan (2008). “Digital Signal Processing: Fundamentals and Applications”. Academic Press, 840 pp.[This textbook presents digital signal processing (DSP) principles, applications, and hardware implementation issues, emphasizing achievable results and conclusions through the presentation of numerous worked examples, while reducing the use of mathematics for an easier grasp of the concepts]

E. Lai (2004). “Practical Digital Signal Processing for Engineers and Technicians”, Newnes, 304 pp.[This introduces the general area of Digital Signal Processing from a practical point of view with a minimum of mathematics]

G. Proakis, D. K. Manolakis (2006). “Digital Signal Processing: Principles, Algorithms, and Applications”. Prentice-Hall. 1004 pp. [This book presents the fundamentals of discrete-time signals, systems, and modern digital processing and applications for students in electrical engineering, computer engineering, and computer science]

V. Oppenheim, R. W. Schafer, J. R. Buck (1999). “Discrete-time Signal Processing”. Prentice-Hall, 870 pp. [A text on Digital Signal Processing providing thorough treatment of the fundamental theorems and properties of discrete-time linear systems, filtering, sampling, and discrete-time Fourier Analysis]

J. Rabaey, A. Chandrakasan, B. Nikolic (2002).“Digital Integrated Circuits: A Design Perspective”, Prentice-Hall, . [Progressive in content and form, this practical text successfully bridges the gap between the circuit and the system perspectives of digital integrated circuit design]

N. Weste, D. Harris (2005).“CMOS VLSI Design” Addison-Wesley, 800 pp. [This book details modern techniques for the design of complex and high performance CMOS Systems-on-Chip]

B. Razavi (2000). “Design of Analog CMOS Integrated Circuits”, McGraw-Hill, 684 pp. [This text covers the analysis and design of CMOS integrated circuits that practicing engineers need to master to succeed]

K. Roy, S. Prasad (1999) “Low power CMOS VLSI circuit design” Wiley, 376 pp. [A comprehensive look at the rapidly growing field of low-power VLSI design]

W. Wolf (2002). “Modern VLSI Design: Systems on Silicon”, 3rd. ed. Prentice-Hall, 592 pp. [The start-to-finish, state-of-the-art guide to VLSI design]

B.Young (2000) “Digital Signal Integrity: Modeling and Simulation with Interconnects and Packages”. Prentice Hall, 560 pp. [This state-of-the-art book provides students with techniques for predicting and achieving target performance levels]

M.J. Ma et al. :“Suppression of boron penetration in P+ polysilicon gate p-MOSFETs using low temperature gate-oxide N2 O anneal”.IEEE Electron Device Letters, Vol 15, nº 3, pp 109-111, March 1994. [Annealing effects in the behaviour of thin oxides for MOSFET gates]

Kai Chen, Chenming Hu: “Performance and Vdd scaling in deep submicrometer CMOS”. Journal of Solid-State Circuits, 33, October 1998, 1586-1589. [CMOS design guidelines and model equations for deep submicronic drain saturation current]

Y.-K- Chain et al.: “Ultra thin – body SOI MOSFET for deep-sub-tenth micron era”. IEEE Electron Device Lett., Vol. 21, p 254, 2000. [UTB structure shows elimination of leakage paths in deep-sub-tenth micron CMOS technology]

J.P. Colinge: “Silicon-on-insulator technology: Materials to VLSI”. Kluwer Academic Publisher, 2004. [A full review of SOI technologies for microelectronics]

T. Ghani et al.: IEDM 2003, p. 978. [A 90 nm. high volume manufacturing logic technology featuring novel 45 nm. gate lenght strained silicon CMOS transistors]

Jyh- Chyurm Guo: “Halo and LDD engineering for multiple Vth high performance analog CMOS devices”. IEEE Trans. on Semiconductor Manufacturing, 20, 3, 2007, pp 313-322. [Multiple threshold voltages CMOS devices fabricated in a 130 nm. technology, using Halo and LDD combined with a unique dual gate oxide module, for aggressive gate oxide thickness scaling]

Chang-Hoon, P.R. Chidambaram, Rajesh Khamankar, Charles F. Machala, Zhiping Yu, Robert W. Dutton: “Dopant profile and gate geometric effects on polysilicon gate depletion in scaled MOS”. IEEE Trans. On ED, 49, nº 7, July 2002, pp 1227-1231. [Vertical and lateral polysilicon gate simulation of dopant profiles and potential drop as the MOS capacitance geometry is scaled down]

Igor Polishchuk et al.: “Dual work function metal gate CMOS transistors by Ni-Ti interdiffusion”. IEEE Electron Device Letters, Vol. 23, nº 4, Abril 2002, p. 200. [Threshold voltage adjustment in P and N type MOSFETs by means of Ni contents of Ti based metal gate structures]

Y.-C. Yeo et al.: “Effects of high-K gate Dielectric Material on metal and silicon gate work functions”. IEEE Elec.Dev. Lett., Vol. 23, nº 6, 2002, pp 342-344. [In this paper the dependence of metal and polysilicon gate work-functions on the underlying gate dielectric in advanced MOS gate stacks, is explored]

C.M. Osburn et al.: “Ultra shallowjunctions formation using very low energy B and BF2 sources”.11th International Conference on Ion Implantation Technology, Aug. 2002, pp. 607-610. [Fabrication of very shallow PN junctions using B and BF2 ion implantation]

J. Gautier: “Physics and operation of silicon devices in integrated circuits”. ISTE, Wiley, 2009. [MOS and bipolar transistor physical main issues surrounding the current state-of-the-art in microelectronic technology]

S.B. Samavedam et al.: “Elevated source drain devices using silicon selective epitaxial growth”. J. Vac. Sci. Technol. B, Vol. 18, pp. 1244-1250, 2000. [Fabrication of self-aligned ESD structures in conventional CMOS processes for reducing parasitic series resistance, achieving also shallow contacting junctions.]

C. Wang et al.: “Sub-40nm Pt Si Schottky source/drain metal-oxide-semiconductor field-effect transistors”. Appl. Phys. Lett, Vol. 74, pp. 1174-1176, 1997. [Fabrication of Schottky type S/D junction MOSFET for sub-40 nm.technolgy, showing a reduction of delay times]

B. El – Kareh: “Fundamentals of semiconductor processing technology”. Kluwer Academic Publishers, 1995. [A review of the main semiconductor processes for being used in microelectronic technologies]

M. Levenson et al.: “Improving resolution in photolithography with a phase-shifting mask “. IEEE Trans. Electron Dev., ED-29, pp. 1828-1836 (1982). [Phase-shifting mask process description, showing results for a 1000 lines /mm resolution.]

Hammah et al.: “Integrated circuits 3D silicon integration”. ICONS’ 09, March 2009, 204-209. [A review on driving forces and trends for shifting from planar microelectronics to 3D technologies]

Y.K. Choi et al.: “Nanoscale CMOS spacer FinFET for the Terabit Era”. IEEE Elec. Dev. Lett., Vol. 23, 2002, pp. 25-27. [Description of a spacer lithography process technology, using a sacrificial layer and a CVD grown spacer layer, for a double-gate FinFET structure fabrication]

K.K. Likarev:”Single electron devices and their application”. Proc. IEEE, 87, April 1999, pp. 606- 632. [Review of the basic physics of single electron devices as well as their current and prospective applications]

Tans SJ, Verschueren ARM, Dekker: “Room-temperature transistor based on a single carbon nanotube”. Nature, Volume 393, Page 49-52, 1998.[Fabrication of a new one-molecule electronic three- terminal switching device, based on a single wall carbon nanotube ]

S. Thomson et al.: “130nm logic technology featuring 60nm transistors, low-K dielectrics, and Cu interconnects”. Intel Technology Journal, Vol. 6, nº 2, pp. 5-13, 2002. [Description of Intel’s 130 nm. CMOS logic technology, used to make high performance microprocessors > 3 GHz.]

http://www.electroiq.com/index/display/packaging-article-display/359086/articles/advanced- packaging/packaging0/integration/tsv/2009/04/3d-ic-technology-interconnect-for-the-21st-century.html. [Description of a 3D IC technology, where thinned planar circuits are stacked and interconnected using through silicon vias (TSVs)]

M.L.Bushnell, V.D.Agrawal (2004) “Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits”, Kluwer Academic Publishers. [Today's electronic design and test engineers deal with several types of subsystems, namely, digital, memory, and mixed-signal, each requiring different test and design for testability methods. This book provides a careful selection of essential topics on all three types of circuits]

D. D. Gajski,S. Abdi,A. Gerstlauer,G. Schirner (2009). “Embedded System Design: Modeling, Synthesis and Verification”, Springer. [This book presents information on how to design a future multiprocessor system consisting of several processors and other components]

P. van der Wolf (1994). ”CAD Frameworks: Principles and Architecture”, Kluwer Academic Publishers, 236 pp. [This book describes the design and construction of CAD frameworks]

Course:”Trends in VLSI Design: Methodologies and CAD tools”. Presenter Raj Singh. IC Design Group, CEERI, Pilani-333031.




DOI: https://doi.org/10.37628/ijmdic.v1i1.75

Refbacks

  • There are currently no refbacks.