Study of Various Factors Affecting Performance of Cache Memory
Abstract
Full Text:
PDFReferences
Nitin Chaturvedi S Gurunarayanan “study of various factors affecting performance of multi-core processors” International Journal of Distributed and Parallel Systems (IJDPS) Vol.4, No.4, July 2013 pp 37-45
M. Effros, S. El Rouayheb, and M. Langberg, “An equivalence between network coding and index coding,” arXiv:1211.6660 [cs.IT], Nov. 2015
.T. C. Chen, “Where CMOS is going: trendy hype vs. real technology,” presented at the IEEE Int. Solid-State Circuits Conf. (ISSCC), Sanrancisco, CA, Feb. 2006, Plenary Session 1
M. Horowitz and W. Dally, “How scaling will change processor architecture,” in IEEE ISSCC Dig.Tech. Papers, Feb. 2004, pp. 132–133.
M. Ji, G. Caire, and A. Molisch, “Fundamental limits of distributed caching in D2D wireless networks,” in Proc. IEEE ITW, Sept. 2013.
N. Ramasubramanian, V.V. Srinivas and P. Pavan kumar, (2011), “Understanding the impact of cache performance on multi-core architectures”, International Conference on Advances in Information Technology and Mobile Communication, CCIS-147, pp. 403-406.
L. Xiang and M. L. Scott. Software partitioning of hardware transactions. In Proceedings of the 20th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP ’15, pages 76–86, New York, NY, USA, 2015.
M. Y. Vardi. Moore’s law and the sand-heap paradox. Communications of the ACM, 57(5):5–5, May 2014.
M. M. Pereira, M. Gaudet, J. N. Amaral, and G. Ara´ujo. Multi-dimensional evaluation of Haswell’s transactional memory performance. In Proceedings of the 2014 IEEE 26th International Symposium on Computer Architecture and High Performance Computing, SBAC-PAD ’14, pages 144–151, Washington, DC, USA, 2014.
Refbacks
- There are currently no refbacks.